

5

CLAIMS

1 1. An article of manufacture comprising:

2 a machine-readable medium having a plurality of machine readable instructions, wherein
3 when the instructions are executed by a processor, the instructions provide to manage a
4 system for:

5 dividing a flash memory block into individual data areas or sectors, wherein each sector
6 has an associated header for identifying a sector's status; and

7 rearranging a plurality of Power Loss Recovery (PLR) status bits such that all the PLR
8 status bits are extracted from a header and data area and coalesced into a predetermined
9 region.

10

1 2. The article of manufacture of claim 1 wherein the system is a flash media.

1 3. The article of manufacture of claim 2 wherein the flash media comprises a flash memory
2 to support error correcting code (ECC).

1 4. The article of manufacture of claim 3 wherein the flash memory supports multilevel
2 states.

1. 1 5. The article of manufacture of claim 1 wherein the predetermined region does not have
2 ECC protection and relies on level 1 and level 4 states.

1

2 6. A method for organizing PLR status bits comprising;
3 storing a plurality of PLR status bits in a predetermined region within a flash memory;
4 and
5 selecting a multi-level state for the plurality of PLR status bits.

6

1 7. The method of claim 6 further comprises ECC protection for the flash memory except for
2 the PLR status bits.

1 8. The method of claim 6 wherein selecting one of a plurality of multi-state levels comprises
2 selecting either a level 1 or level 4 states for the plurality of PLR status bits.

1 9. The method of claim 6 wherein the flash memory is incorporated within a flash media
2 system.

3

1 10. A method for organizing PLR status bits comprising;
2 storing a plurality of PLR status bits in a predetermined region within a flash memory;
3 selecting a multi-level state for the plurality of PLR status bits; and
4 protecting the flash memory with ECC except for the PLR status bits.

5

1 . 11. The method of claim 10 wherein selecting one of a plurality of multi-state levels
2 comprises selecting either a level 1 or level 4 states for the plurality of PLR status bits.

1 . 12. The method of claim 10 wherein the flash memory is incorporated within a flash media
2 system.

3

4 13. An article of manufacture comprising:

5 a machine-readable medium having a plurality of machine readable instructions, wherein
6 when the instructions are executed by a processor, the instructions provide to manage a
7 system for:

8 rearranging a plurality of Power Loss Recovery (PLR) status bits such that all the PLR
9 status bits are extracted from a header and data area and coalesced into a predetermined
10 region;

11 selecting a multi-level state for the plurality of PLR status bits; and

12 protecting the flash memory with ECC except for the PLR status bits.

13

14

1 14. The article of manufacture of claim 13 wherein the system is a flash media.

1 15. The article of manufacture of claim 14 wherein the flash media comprises a flash memory
2 to support error correcting code (ECC).

2. 1 16. The article of manufacture of claim 13 wherein the predetermined region does not have
2 ECC protection and relies on level 1 and level 4 states.

1

2 17. A flash memory to support ECC comprising:

3 a flash memory block divided into individual data areas and sectors, wherein each sector
4 has an associated header for identifying a sector's status; and

5 a plurality of Power Loss Recovery (PLR) status bits such that all the PLR status bits are
6 extracted from a header and data area and coalesced into a predetermined region;

7 the ECC to detect and correct errors for the flash memory block except for the PLR status
8 bits.

9

1 18. The apparatus of claim 17 wherein the flash memory supports multi-level states.

2

3 19. The apparatus of claim 18 wherein PLR status bits are Level 1 or Level 4 states.

1 20. A system comprising:

2 a first logic to request data from a flash memory, wherein the flash memory comprises:

3 individual data areas and sectors, wherein each sector has an associated header
4 for identifying a sector's status;

5 a plurality of Power Loss Recovery (PLR) status bits such that all the PLR status
6 bits are extracted from a header and data area and coalesced into a predetermined region; and
7 the ECC to detect and correct errors for the flash memory block except for the
8 PLR status bits.

9 21. The system of claim 20 further comprising a wireless interface.

10 22. The system of claim 20 wherein the flash memory supports multi-level states.
11

12 23. The system of claim 20 wherein PLR status bits are Level 1 or Level 4 states.

13 24. The system of claim 20 wherein the first logic is a microprocessor.

14 25. The system of claim 20 further comprising a second logic to request data from the flash
15 memory, the second logic is a digital signal processor.
16